Banner

DASIP 2021: Workshop on Design and Architectures for Signal and Image Processing in conjunction with the 16th HiPEAC Conference

18-20 January 2021, Budapest, Hungary.

Virtual event

The Workshop on Design and Architectures for Signal and Image Processing (DASIP) provides an inspiring international forum for the latest innovations and developments in the field of leading signal, image and video processing and machine learning in custom embedded, edge and cloud computing architectures and systems. The workshop program will include keynote speeches and contributed paper sessions. The 14th edition will be held in conjunction with the 16th HiPEAC Conference in Budapest, Hungary, January 18-20, 2021. Due to the current Covid-19 situation the HiPEC’21 conference will be a virtual event.

List of topics

Prospective authors are invited to submit manuscripts on topics including, but not limited to:

Custom embedded, edge and cloud architectures and systems:

Design Methods and Tools:

Development Platforms, Architectures and Technologies:

Paper submission​

Authors should submit their full papers (up to 12 pages, single-column ACM format) in PDF through the EasyChair system. Please use the ACM template (Latex only, Master Article Template – sample-manuscript.tex). It is also available in Overleaf (ACM Conference Proceedings „Master” Template).

Submitted papers are required to describe original unpublished work and must not be under consideration for publication elsewhere. Submissions must be fully anonymous, but authors should not hide previous work, instead, they need to make self-references in the third person.

Each submission will receive at least three independent double blind reviews from the members of our scientific committee. Authors will be encouraged to take the reviewers’ comments into account when they prepare the final versions of their papers and present the research during the workshop prior to its publication. The workshop proceedings will be published in the ACM International Conference Proceedings Series (ICPS). Paper and keynote presentation slides and tutorial documents will be made available to workshop attendees after the workshop (subject to confidentiality issues).

The authors of DASIP 2021 best papers will be invited to submit an extended version of their work to a special issue in Journal of Signal Processing Systems (JSPS).

Workshop format

We would like to propose a workshop format to have the research results presented with an in-depth scientific discussion without unnecessary time pressure:

Schedule

[09:30 – 09:40] Welcome: Tomasz Kryjak, Andrea Pinna
[09:40 – 10:40] Keynote: Diana Göhringer: Concepts and Realizations for Reconfigurable Domain-Specific Multiprocessor Systems-on-Chip
[10:40 – 10:50] Short break
[10:50 – 11:10] S1_1: Architecture of a Low Latency AVC Video Codec for robust ML based Image Classification, Benno Stabernack, Fritjof Steinert
[11:10 – 11:30] S1_2: Multiple Transform Selection concept modeling and implementation using Interface Based SDF graphs, Naouel Haggui, Fatma Belghith, Wassim Hamidouche, Nouri Masmoudi and Jean-François Nezan
[11:30 – 11:50] S1_3: Automotive perception system evaluation with reference data obtained by a UAV, Krzysztof Blachut, Michał Daniłowicz, Hubert Szolc, Mateusz Wasala, Tomasz Kryjak, Nikodem Pankiewicz and Mateusz Komorkiewicz
[11:50 – 12:00] Short break
[12:00 – 12:20] S2_1: Low-Power Sign-Magnitude FFT Design for FMCW Radar Signal Processing, Oğuz Meteer and Marco J. G. Bekooij
[12:20 – 12:40] S2_2: GEGELATI: Lightweight Artificial Intelligence through Generic and Evolvable Tangled Program Graphs, Karol Desnos, Nicolas Sourbier, Pierre-Yves Raumer, Olivier Gesny and Maxime Pelcat
[12:40 – 13:00] S2_3: Hardware-software implementation of the PointPillars network for 3D object detection in point clouds Joanna Stanisz, Konrad Lis, Tomasz Kryjak and Marek Gorgon
[13:00 – 14:00] Lunch
[14:00 – 14:45] HiPEAC Keynote
[14:45 – 15:00] Break
[15:00 – 15:20] S3_1: On Cache Limits for Dataflow Applications and Related Efficient Memory Management Strategies, Alemeh Ghasemi, Rodrigo Cataldo, Jean-Philippe Diguet and Kevin J. M. Martin
[15:20 – 15:40] S3_2: DExIE – An IoT-Class Hardware Monitor for Real-Time Fine-Grained Control-Flow Integrity, Christoph Spang, Yannick Lavan, Marco Hartmann, Florian Meisel and Andreas Koch
[15:40 – 16:00] S3_3: Convolutional Fully-Connected Capsule Network (CFC-CapsNet), Pouya Shiri and Amirali Baniasadi
[16:00 – 16:15] Short break
[16:15 – 18:30] Discussion, Closing, Best Paper & Presentation Award (may be longer)

DASIP21 Best Paper Award

Taking into account the reviews by the Technical Program Committee and the quality of presentation, the Program Chairs supported by selected members of the DASIP Scientific Committee decided to grant two „Best Papers” awards to the following papers:

GEGELATI: Lightweight Artificial Intelligence through Generic and Evolvable Tangled Program Graphs, Karol Desnos, Nicolas Sourbier, Pierre-Yves Raumer, Olivier Gesny and Maxime Pelcat

DExIE – An IoT-Class Hardware Monitor for Real-Time Fine-Grained Control-Flow Integrity, Christoph Spang, Yannick Lavan, Marco Hartmann, Florian Meisel and Andreas Koch

Congratulations !!!

Important dates

2nd Call for papers

Fall call for papers (pdf)

Committees

Steering Committee:

Organising committee:

Technical Program Committee:

Venue

The Workshop on Design and Architectures for Signal and Image Processing will be held in conjunction with the 16th HiPEAC Conference in Budapest, Hungary, January 18-20, 2021.

Contact

All questions about the workshop and submissions should be emailed to Tomasz Kryjak or Andrea Pinna.

Past events

This site is open source. Improve this page.